

Integrated Microsystems: The Next Technology Transition

Zachary J. Lemnios, John C. Zolper

Microsystems Technology Office (MTO)
Defense Advanced Research Projects Administration (DARPA)
3701 N. Fairfax Drive
Arlington, VA 22203-1714
zlemnios@darpa.mil jzolper@darpa.mil
703-696-2234 703-696-7039

Keywords: Integrated Microsystems, DARPA

Abstract

Over the past 30 years there has been an incredible explosion of solid state technology that has allowed for storage and processing of, and interaction with, massive amounts of information. To extend this capability for the Department of Defense, DARPA has launched a major initiative to start the next technology revolution, to establish Integrated Microsystems. These new microsystems will integrate sensing, processing, actuation and power management functions to achieve multispectral functionality, adaptability in response to a changing environment, and real time data analysis. This revolution will result in commercial and military products that exploit component integration and performance in novel ways.

INTRODUCTION

Gallium arsenide (GaAs) has been the “technology of the future” with respect to digital electronics for the past thirty years, since it has never been able to supplant silicon (Si) as the dominant semiconductor in digital integrated circuits [1-3]. The higher electron mobility of GaAs has not resulted in a consistently overwhelming advantage in circuit capability for GaAs devices over Si devices, partly due to the rapid pace of improvements in silicon technology. This highlights the point that device level performance alone is not the key metric, but rather circuit level capability, as measured by speed, power, and precision, are the factors that drive market acceptance. For example, when researchers from IBM first created Si devices using a 1 μm process, their performance rivaled state-of-the-art GaAs semiconductors at the time [4]. While GaAs manufacturing has made great strides since then, Si has managed to keep pace. In 2002, IBM researchers announced a silicon device with f_T of 148 GHz, using silicon-on-insulator (SOI) and a 0.13 μm process [5] while III-V technologies reported InP PHEMTs with f_t exceeding 500 GHz [6].

Junction-level results may generate great excitement, but technology adoption is ultimately driven by yielded manufacturing cost, integration capability, performance and market size. The emergence of RF SiGe and CMOS/SOI, both with wafer costs of less than $\$4/\text{cm}^2$ [7] and with the ability to integrate greater than 100 million transistors [8], leads us to ask once again: Is there a role for III-V component technology in areas other than analog and millimeter wave electronics?

Aside from niche applications, III-V technology has a critical role in future systems but not as an extrapolation of where the technology exists today. Rather a revolution, that we term the Integrated Microsystem, is emerging that will include III-V and silicon based components on a common three-dimensional hardware platform.

THE CHALLENGES FOR CMOS

Extending current levels of CMOS scaling and integration, within five to ten years conventional electronics will enable systems containing perhaps a trillion transistors in roughly a liter of volume and dissipating less than 100 watts or so [9-11]. This is about the same complexity as the human brain, and is the kind of complexity that Integrated Microsystems will exploit [12].

Smaller feature sizes have led to tremendous gains in CMOS performance [13,14]. While CMOS junction scaling will likely continue, future system concepts will be limited by component thermal dissipation, interconnect capacitance, clock synchronization and design verification [15]. Removing heat becomes more of an issue as feature sizes decrease because of the simultaneous higher electric field densities and reduced volume available for heat transfer [16]. At very small scales, increases in interconnect delay negate decreases in gate delay, since smaller wire cross sections and smaller wire pitch increase the resistance and capacitance, and thus RC delay, of the interconnects [17]. Clock synchronization becomes a major limiter in the areal growth of high-frequency ICs when the maximum-allowed

clock signal line exceeds the size of the chip [18]. Finally, the complexity of circuits possible at smaller CMOS scales makes design verification and testing problematic. As a result of the non-negligible interconnect delays and uncertainty in clock synchronization, current modular design tools may be inadequate in a small-scale, highly integrated regime [19]. It is clear that new circuit design techniques are needed to continue the current CMOS system scaling trend [20].

THREE DIMENSIONAL CIRCUITS

Three-dimensional circuits (3-D) play a key role in the development of Integrated Microsystems. The emergence of 3-D device-level heterogeneous integration will enable volumetric system scaling and open a new revolution in microelectronics [17,18,20-22]. 3-D integration was demonstrated as early as 1979 [23], and some limited research on 3-D device fabrication and characterization was reported throughout the 1980's [24-29]. But, now that standard CMOS scaling is nearing limits there has been renewed research activity [30-33], and commercial interest [34,35].

In a 3-D system, an entire circuit is divided into a number of blocks, and each block is implemented on a separate semiconductor layer. The layers are stacked on top of one another and connected via vertical interlayer interconnects. This allows for a much smaller chip footprint, and can alleviate the clock synchronization issue by replacing long horizontal traces with much shorter interlayer connections. In addition, with horizontal area at less of a premium, interconnect pitch can be increased, which reduces the capacitance and improves overall chip performance.

The stacked layers in a 3-D chip need not have the same performance characteristics, or even architecture. In principle, they can have different voltages, they can use synchronous or asynchronous logic, and they can even use different materials. Thus, rather than simply making a single 2-D chip smaller or faster by breaking it into blocks, 3-D integration can also be used to fabricate entire systems of chips in a single package. This is the concept of the Integrated Microsystem.

Perhaps the first example of an Integrated Microsystem with heterogeneous integration will be applied to a multispectral imaging array. In a typical CCD sensor system, imaging pixels are connected laterally with A/D converters, digital signal processors, image processors, and output ICs by chip-to-chip interconnects. This results in a large device with a relatively small active area. The sampling rate and resolution are limited by this interconnect approach. The Vertically-Integrated Sensor Arrays program (VISA) is designed to change that. Figure 1 shows a schematic diagram of traditional sensor electronics

compared with the VISA design. VISA will create a layered IC, in which each layer represents one of the subsystems in a traditional sensor device. The layers are connected via strategically placed interlayer connections, effectively creating a three-dimensional chip. This will result in devices that are much smaller, with more effective area and higher readout rates than are available today, and will change the discussion about IC components from one about areal density to one about volumetric density. The feasibility of the interlayer connections has been demonstrated using 6- μm -wide tungsten plugs connecting layers spaced at 28 μm intervals, as shown in Figure 2 [36]. Progress is now under way to improve both operability and yield.





FIGURE II
ELECTRON MICROGRAPH OF CROSS SECTION OF A VISA CHIP, SHOWING SEMICONDUCTOR LAYERS CONNECTED BY TUNGSTEN PLUGS



CAPABILITIES ENABLED BY INTEGRATED MICROSYSTEMS


Today's battlefield is unpredictable, unregulated, dynamic, and increasingly asymmetric; tomorrow's battlefield will be even more so. The greatest opportunity in the next decade will be to use the sensing, signal processing and integration capability of Integrated Microsystems to build systems that sense and adapt to the environment across the full spectrum; that dynamically configure to the mission at hand; and that actuate elements of the environment with micro-scale precision. Such capabilities will enable spectacular autonomous and interactive systems that can reason, sense, communicate, and actuate in ways not previously possible. One example would be flexible receivers that can tune themselves automatically and capture signals opportunistically. Such a device would enable the development of systems that truly interact intelligently with their environments.

Leveraging CMOS performance, highly integrated mixed signal microsystems are being developed with low noise, low power consumption, advanced signal/data conversion, and high frequency digital synthesis [37]. Using integration approaches such as 3-D fabrication, signals from an imaging array can be brought directly to the readout circuitry without the need for subsequent processing. This will have an enormous impact in image quality and will enable, for the first time, building chip-level multispectral imagers.

Integrated Microsystems hold the promise of integrating photonic and optoelectronic components into traditional CMOS electronic circuits as well. 3-D integration of optical and CMOS circuits was demonstrated in 1995 [38], but today's emerging 90nm CMOS fabrication process appears to have the line smoothness to support wavelength-scale nanophotonic devices for the first time [39]. Fabricating high performance photonic circuits in a CMOS process will enable integration with CMOS electronics, yielding high performance VLSI nanophotonics and electronics on a single chip. This will be key to overcoming many of the latency, coupling, and bandwidth issues that limit conventional electronics, and it will find ubiquitous applications in everything from communications to sensors to RF photonics, and wherever photonics and electronics intersect.

One difficulty any highly-integrated system will have to overcome is in miniaturizing passive components, such as resonators, switches, capacitors, and inductors. The DARPA Nano-Mechanical Array Signal Processing program is taking on this challenge. Researchers are using MEMS techniques to produce arrays of nano-resonators that can be integrated with other components *in silico*. Figure 3 shows a working radial contour-mode disk resonator with 10 μm radius and $Q=1,595$ at atmospheric pressure [40]. Work is now aimed at coupling resonators like this together to make large arrays.

FIGURE III
1.14-GHZ SELF-ALIGNED DISK MICRO-MECHANICAL RESONATOR



CONCLUSION

DARPA has launched a major initiative to develop the supporting technologies to start the revolution of the Integrated Microsystems. This architecture will extend two-dimensional circuit scaling to volumetric integration and heterogeneously integrate sensing, processing, actuation and power management functions. The Integrated Microsystem will enable a new set of capabilities resulting in commercial and military products that exploit component integration and performance in novel ways.

ACKNOWLEDGEMENTS

The authors would like to thank Dan Radack, Jim Murphy, Clark Nguyen, Chris Daverse and the Program Managers at DARPA MTO for providing much of the technical material and the staff at Booz Allen Hamilton, especially Chun Lau and David Daniels, for their help in preparing this paper.

REFERENCES

- [1] G. Rotsky, *GaAs ICs: They Came, They Went, They Came*, EE Times Special Report, Millenium Series: Century of the Engineer, Part 1, Misunderstood Milestones, 2000.
- [2] A. Podell, *GaAs...The Technology of the Future, Future, Future*, Technical Digest of the 21st Annual IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 3 – 6, October 17-20, 1999.
- [3] K. P. MacWilliams and B. K. Janousek, *Can GaAs ICs Achieve Si VLSI Reliability?* Technical Digest of the 14th Annual IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 149-152, October 4-7, 1992.
- [4] M. P. Lepselter, *Solid State X-Ray Lithography Breaks the Submicrometer Barrier*, IEEE Spectrum, vol. 18, no. 5, pp. 26-29, May 1981.
- [5] N. Zamdmer et al., *Networking Applications of a High-Performance 0.13- μm SOI CMOS Technology*, Symposium on VLSI Technology, Digest of Technical Papers, 2002.
- [6] Y. Yamashita et al., *Pseudomorphic In_{0.52}Al_{0.48}As/In_{0.7}Ga_{0.3}As HEMTs With an Ultrahigh f_T of 562 GHz*, EDL vol. 23, 573 (2002).
- [7] C. Daverse, *SEMATECH Semiconductor Wafer Cost Model*, private communication.
- [8] J. A. Kowaleski, Jr. et al., *Implementation of an Alpha Microprocessor in SOI*, IEEE International Solid-State Circuits Conference (ISSCC) Digest, vol. 1, p. 248, February 9-13, 2003.

- [9] W. J. Dally, Chair, *The Last Classical Computer*, Information Science and Technology (ISAT) Study Group, sponsored by the Institute for Defense Analysis and DARPA, 2001.
- [10] J. D. Meindl, Q. Chen, and J. A. Davis, *Limits on Silicon Nanoelectronics for Terascale Integration*, *Science* **293**, 2044-2049 (2001).
- [11] R. Newton, Chair, *Living with Silicon After the Year 2010*, ISAT Study Group, sponsored by the Institute for Defense Analysis and DARPA, 1997.
- [12] S. Bains, *Chip Stack Aims for Brain-Like Connectivity*, *EE Times*, October 13, 1998.
- [13] G. A. Sai-Halasz, *Performance Trends in High-End Processors*, *Proc. IEEE*, vol. 83, pp. 20-36, 1995.
- [14] B. Davari, R. H. Dennard, and G. G. Shahidi, *CMOS Scaling for High Performance and Low Power – The Next Ten Years*, *Proc. IEEE*, vol. 83, pp. 595-606, 1995.
- [15] *The International Technology Roadmap for Semiconductors (ITRS), 2003 Edition*.
- [16] D. A. Dallmann and K. Shenai, *Scaling Constraints Imposed by Self-Heating in Submicron SOI MOSFETs*, *IEEE Transactions on Electron Devices*, vol. 42, pp. 489-496, 1995.
- [17] J. D. Meindl et al., *The Impact of Stochastic Dopant and Interconnect Distributions on Gigascale Integration (GSI)*, *IEEE ISSCC*, vol. 40, pp. 232-233, 1997.
- [18] R. D. Isaac, *The Future of CMOS Technology*, *IBM J. Res. Develop.*, vol. 44, pp. 369-378, 2000.
- [19] K. Bannerjee et al., *3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration*, *Proc. IEEE*, vol. 89, pp. 602-633, 2001.
- [20] M. T. Bohr, *Interconnect scaling-the real limiter to high performance ULSI*, *Proceedings of the IEEE Electron Devices Meeting*, December 10-13, pp. 241-244, 1995.
- [21] K. C. Saraswat et al., *Novel 3-D Structures [ICs]*, *IEEE SOI Conference Proceedings*, pp. 54-55, October 4-7, 1999.
- [22] J. A. Davis et al., *Interconnect Limits on Gigascale Integration (GSI) in the 21st Century*, *Proc. IEEE*, vol. 89, pp. 305-324, 2001.
- [23] M. W. Geis et al. *Crystalline Silicon Insulators by Graphoepitaxy*, *IEDM Tech. Dig.*, pp. 210-212, 1979.
- [24] J. P. Colinge and E. Demoulin, *ST-CMOS (Stacked Transistor CMOS): A Double-Poly-NMOS-Compatible CMOS Technology*, *IEDM Tech. Dig.*, pp. 557-560, 1981.
- [25] S. Kawamura et al., *Three-Dimensional CMOS IC's Fabricated by Using Beam Recrystallization*, *IEEE Electron Device Lett.*, vol. EDL-4, pp. 366-368, Oct. 1983.
- [26] S. Akiyama et al., *Multilayer CMOS Device Fabricated on Laser Recrystallized Silicon Islands*, *IEDM Tech. Dig.*, pp. 352-355, 1983.
- [27] M. Nakano, *3-D SOI/CMOS*, *IEDM Tech. Dig.*, pp. 792-795, 1984.
- [28] K. Sugahara et al., *SOI/SOI/Bulk-Si Triple Level Structure for Three-Dimensional Devices*, *IEEE Electron Device Lett.*, vol. EDL-7, pp. 193-195, Mar. 1986.
- [29] S. Tatsuno, *Japan's Push into Creative Semiconductor Research: 3-Dimension IC's*, *Solid State Technol.*, pp. 29-30, Mar. 30, 1987.
- [30] S. Strickland et al., *VLSI Design in the 3rd Dimension*, in *Integration*. New York: Elsevier Science, pp. 1-16, 1998.
- [31] V. Subramanian and K. C. Saraswat, *High-Performance Germanium-Seeded Laterally Crystallized TFT's for Vertical Device Integration*, *IEEE Trans. Electron Devices*, vol. 45, pp. 1934-1939, Sept. 1998.
- [32] G. W. Neudeck, S. Pae, J. P. Denton, and T. Su, *Multiple Layers of Silicon-on-Insulator for Nanostructure Devices*, *J. Vac. Sci. Technol. B* **17**, 994 (1999).
- [33] K. C. Saraswat et al., *Novel 3-D Structures*, *IEEE Int. SOI Conf. Proceedings*, pp. 54-55, 1999.
- [34] J. C. Carson, *3D Silicon and Recognition Based Logic – Enabling the Road to HAL*, presented at SPIE International Symposium on Optical Science and Technology, San Diego, CA, August 4, 2000.
- [35] K. D. Gann, *Neo-Stacking Technology*, *HDI Magazine*, December, 1999.
- [36] L. Schaper, *Vertically Interconnected Sensor Arrays (VISA)*, presented at the Pan Pacific Conference of the Surface Mount Technology Association (SMTA), Kahuku, HI, February 12, 2004.
- [37] R. M. Senger et al., *A 16-Bit Mixed-Signal Microsystem with Integrated CMOS-MEMS Clock Reference*, *Proceedings of the 40th Design Automation Conference*, Anaheim, CA, pp. 520-525, June 2-6, 2003.
- [38] A. V. Krishnamoorthy et al., *3-D integration of MQW modulators over active submicron CMOS circuits: 375 Mb/s transimpedance receiver-transmitter circuit*, *IEEE Photon. Technol. Lett.*, vol. 7, pp. 1288-1290, 1995.
- [39] R. Baets et al., *Low Loss Nanophotonic Waveguides and Ring Resonators in Silicon-on-Insulator*, *Majorana School of Quantum Electronics 39th Course: Microresonators as Building Blocks for VLSI Electronics*, Erice, Italy, October 18-25, 2003.
- [40] J. Wang, Z. Ren, C. T.-C. Nguyen, *1.14-GHz Self-Aligned Vibrating Micromechanical Disk Resonator*, *IEEE Radio Frequency Integrated Circuits (RFIC) Symposium*, pp. 335-338, June 8-10, 2003.

ACRONYMS

A/D: Analog-to-digital
 CCD: Charge-coupled device
 CMOS: Complimentary metal oxide semiconductor
 DARPA: Defense Advanced Research Projects Agency
 f_T : Transition frequency
 GaAs: Gallium arsenide
 IC: Integrated circuit
 MEMS: Microelectromechanical systems
 MTO: Microsystems Technology Office
 RF: Radio frequency
 Si: Silicon
 SiGe: Silicon germanium
 SOI: Silicon-on-insulator
 VISA: Vertically Interconnected Sensor Array